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ABSTRACT 
Continuing advances i n  device -technology will result i n  substant ia l ly  
higher speed devices a t  rapidly d iminish ing  costs. 
have a s ignif icant  impact on computer architecture i n  the next decade, and on 
the wide-scale proliferation of computer systems in to  new applications. 
These changes will i n  turn 
The microprocessor of today will eventually evolve t o  a processor w i t h  
the power of a minicomputer or perhaps a medium-scale computer of today. 
mechanical auxiliary memories are l ike ly  to  be available as well. 
tat ional power and low cost of these computer systems will see them used i n  
the home, off ice  and industry for  a wide variety of new applications. 
Non- 
The compu- 
Medium-scale systems will tend to  be total  systems tha t  are service ori- 
ented rather  than hardware oriented. A major service will be t h a t  o f  the in- 
formation u t i l i t y  t o  provide data to  a widely distributed pool of on-si te com- 
puters. 
Large-scale computer systems have the potential t o  achieve two to  three 
orders of magnitude speed improvement over the next decade. A large p o r t i o n  
of this may come from the f a s t e r  devices. Another s ignif icant  portion will 
come from higher para1 le1 ism. For 1 arge numerical computations , the vector 
processor of today may evolve t o  a hybrid vector processor-multiprocessor t o  
provide e f f i c i e n t  operation on b o t h  sca la r  and vector types o f  computations. 
I .  INTRODUCTION 
The past two decades have seen t ruly phenomenal advances in computers, b u t  
the potential of computers has barely been realized. The advances i n  computer 
technology anticipated i n  the next decade will be so widespread tha t  computers 
will  d i rec t ly  a f fec t  the l i v i n g  habits and quality of l i f e  of almost every 
person i n  the United S ta tes ,  
software interfaces,  Section I1 of this paper is  devoted t o  an analysis of the 
devices tha t  may be available i n  the 1980s, and t o  the smaller end of the com- 
puter scale.  
um-scale computers are  treated in Section 111, where we project that  medium- 
scale  computers will tend  t o  be be t te r  oriented t o  the specif ic  needs of the 
Computer Science and  Sc ien t i f ic  Computing, Academic Press, New York, 1976, 
edited by J .  M. Ortega. 
Since computer architecture i s 1 argely driven by device techno1 ogy and 
Here's where growth i n  the next decade will  be most rapid. Medi- 
* This paper i s  an abbreviated version of the a r t i c l e  tha t  appears i n  
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user than the i r  predecessors of today. 
Section IV indicates t ha t  rather few new ideas i n  high-speed computer architec- 
ture  are  l ikely t o  appear i n  the next decade, b u t  there i s  room to  a t t a in  about 
two to  three orders of magnitude increase i n  speed by perfecting present ideas. 
Finally, for  large-scale computers, 
11. ADVANCES IN DEVICE TECHNOLOGIES--THE COMPUTER ON A CHIP 
Semiconductor and integrated c i r cu i t  technologies have consistently 
achieved advances i n  density, speed, and power consumption over the history 
of sol id  s t a t e  devices. Figure 1 i l l u s t r a t e s  some of these trends [Turn2]. 
Densities double roughly every two years a t  the present ra te .  Assuming tha t  
this continues and the 16K b i t  chip i s  a standard i n  1976, then the megabit 
memory chip may appear la te  i n  the 1980s. 
megabit chips, i t  will be necessary to  achieve new breakthroughs in the reso- 
l u t i o n  o f  the etching process by moving from vis ible  l i g h t  to  electron-beam 
scanning techniques or  beyond. 
To obtain densit ies leading to  
Apart from achieving greater resolution, there are other gains to  be 
made from new processes. In the past decade, processes based on MOS (metal- 
oxide semi conductor) techniques have been characteri zed by h i g h  densi ty > low 
power consumption, b u t  low speed. The competing technology is  bipolar, w i t h  
h i g h  speed, b u t  roughly one fourth the density and additional complexity in 
i t s  fabrication. 
of bipolar technology fo r  implementation of reasonably f a s t  logic, and ECL 
(emitter-coupled logic) i s  another bipolar technology tha t  a t ta ins  the f a s t e s t  
logic speed. Unfortunately, the power consumption of ECL i s  very h i g h ,  and 
i t s  density i s  low, thereby leaving the designer no clearly best choice for  
a logic family. 
TTL ( t rans is tor - t rans is tor  logic) has been the favored type 
Recent changes i n  technology seem t o  have pointed bipolar and MOS pro- 
cesses i n  the same direction. MOS c i r cu i t s  diffused onto a sapphire substrate 
instead of the tradit ional s i l icon substrate a t ta in  notably higher speeds than 
standard MOS c i r cu i t s ,  b u t  t h i s  technology has not ye t  overcome some obstacles 
tha t  have impaired i t s  development. 
shoot known as 12L (integrated-injection logic) greatly simplifies the masks 
for  active gates, thus increasing c i r cu i t  density while retaining speed. 
logic has a speed more nearly tha t  of ECL ra ther  t h a n  t ha t  of the slower T2L 
logic. 
t he i r  respective goals, then one may have h i g h  speed, h i g h  density, and low 
cost  a l l  i n  one family. 
In the bipolar technology, a new off-  
12L 
I f  e i the r  I2L or silicon-on-sapphire technologies succeed i n  a t ta ining 
Projecting these developments into architecture has a very interesting 
impact on the innovation known as the microprocessor. 
essent ia l ly  a complete processor compact enough t o  be constructed on a single 
chip. Actually, one often finds several chips used t o  make up a full-fledged 
computer w i t h  one chip consisting o f  the arithmetic logic and processor regis- 
te rs ,  another chip holding control memory, and ye t  another chip used for 
random-access memory. Input/output interfaces may be on ye t  other chips. 
As density of fabrication increases, the chip boundaries will grow larger 
and the number of different  chips will be reduced. 
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A microprocessor is  
We have th ree  data p o i n t s  on the  power o f  microprocessors. The 4 - b i t  
microprocessor was in t roduced i n  q u a n t i t y  i n  1971, the 8 - b i t  i n  1974 and t h e  
1 6 - b i t  i s  be ing shipped i n  q u a n t i t y  i n  1976. Th is  i s  cons i s ten t  w i t h  the  
c la im  t h a t  dens i ty  increases by a f a c t o r  o f  two about every two years. 
ch ips themselves are i nc reas ing  i n  size, too. Again p r o j e c t i n g  t h i s  forward 
by several years, we f i n d  t h a t  the complex i ty  o f  the  a r i t h m e t i c  u n i t  o f  a 
m i  croprocessor may a t t a i n  t h a t  o f  soph is t i ca ted  medi um-scal e machines o f  
today by the  1980s. 
may lead. 
The 
F igure 2 i l l u s t r a t e s  a specu la t ion  on where the t rend 
A1  though microprocessors w i  11 have the power o f  today 's  mini computers , 
o r  more, i n  the  1980s, there i s  a major obs tac le  t h a t  must be crossed be fore  
microprocessor based systems can l e a d  t o  subs tan t i a l  cos t  reduct ions i n  con- 
vent iona l  minicomputer systems, The problem is  mechanical a u x i l i a r y  memory. 
Fortunately, there  are  several poss ib le  nonmechani c a l  rep1 acements f o r  
a u x i l i a r y  memory i n  var ious stages o f  development. 
are n o n v o l a t i l e  magnetic s h i f t - r e g i s t e r  memories i n  which storage dens i t i es  
comparable t o  MOS memories have been achieved. 
low as 20 microseconds, more l i k e l y  somewhat higher, b u t  s t i l l  some 100 t imes 
f a s t e r  than access t o  r o t a t i n g  mechanical devices. 
Magnetic bubble memories 
Random-access t ime may be as 
Another a t t r a c t i v e  s torage medium i s  a l so  s h i f t - r e g i s t e r  or iented,  and 
CCD memories are v o l a t i l e  known as charge-coupted device (CCD) techno1 ogy. 
s h i f t  r e g i s t e r s  made up o f  capaci tors .  
c i r c u l a t i o n ,  u n l i k e  bubbles i n  magnetic bubble memories, b u t  otherwise CCD 
performance c h a r a c t e r i s t i c s  c l o s e l y  approximate magnetic bubble memory Fharac- 
t e r i s t i c s .  
appeared i n  1975 and had 16k b i t s  p e r  chip. This puts  CCD technology s l i g h t l y  
ahead o f  magnetic bubbles, s ince bubbles had n o t  reached the  market p lace  by 
1975. 
Charge i n  capac i to rs  must be kept  i n  
The f i r s t  CCD memory ch ips f o r  computers announced commercially 
One o ther  technology today i s  a candidate f o r  rep lac ing  mechanical a u x i l -  
i a r y  memory, namely, electron-beam addressable memory (EBAM). 
uses electron-beam techniques t o  depos i t  charges i n  a small  reg ion  o f  a sur-  
face, and t o  read them o u t  a t  a l a t e r  time. EBAM i s  several years behind 
the development o f  CCD and bubble memories, but,once perfected,could be a 
s t rong  contender since access t o  memory i s  by random-beam addressing r a t h e r  
than by s e r i a l  access t o  s h i f t  r eg i s te rs .  
Th is  technology 
I I I.  MEDIUM-SCALE COMPUTERS 
Computer manufacturers have t o  face the  1980s w i t h  a mix tu re  o f  j o y  and 
g r i e f .  
sen t  number o f  systems s o l d  as computers move i n t o  every imaginable app l i ca-  
t i o n .  
t o t a l  sa les volume o f  the  hardware may drop p r e c i p i t o u s l y  even w h i l e  u n i t  
sa les are growing enormously. A l l  the w h i l e  t h i s  i s  happening, t h e  end-user 
f i n d s  t h a t  a p a l t r y  sum buys him hardware o f  i n c r e d i b l e  p o t e n t i a l ,  b u t  t o  make 
The j o y  stems f rom p o t e n t i a l  u n i t  sa les o f  100 t o  1000 t imes t h e  pre- 
The g r i e f  i s  due t o  t h e  decreasing c o s t  o f  t h e  hardware i t s e l f  so t h a t  
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i t  do his job he has t o  pour many thousands of dollars into software and 
program development. 
So how w i  11 these trends a f fec t  medi um-scale machines? Medi um-scale 
computers will be designed to  use inexpensive additional logic wherever pos- 
s ib l e  t o  f a c i l i t a t e  f l ex ib i l i t y ,  and enhance the range of services tha t  can 
be done effect ively on the machine. 
Among the several trends f o r  medi um-scale computers tha t  are percept- 
able are the following: 
1. 
2. 
3.  
4. 
5. 
A "rich" instruction s e t  i s  included t h a t  permits many higher level 
operations to be done e f f ic ien t ly .  
The use of microprogramming w i t h  a writeable control s tore  will be 
prevalent, so tha t  new instructions can be implemented by the user 
a f t e r  physical delivery of the machine. New instructions might be 
included fo r  each compiler target  language to increase efficiency 
of execution of object code, and emulation of one architecture by 
another w i  11 be commonplace. 
large memories, b o t h  real and vir tual ,  will simplify problems of 
writing programs of large s ize .  
Executive and control functions will be done by special purpose 
hardware insofar as is possible to  simplify the operating system 
and control program. 
Virtual machine architecture will be widely used to  aid the writing 
and debugging of the control software tha t  cannot be implemented i n  
hardware. 
Projecting present trends forward t o  the l a t e  1980s, we see tha t  a device 
This will have a great e f f ec t  on decen- 
comparable i n  cost  and s ize  to  the e l e c t r i c  typewriter could be as powerful 
as a medium-scale computer of 1976. 
t ra l iz ing  the computer center as we know i t  today. 
o f  shared-resource medi um-scal e computers then? 
What will be the function 
In the 1980s there will s t i l l  be need for  central computers fo r  computer 
users to  access. 
tion from central data f i l e s .  The data will be a resource and a commodity of 
trade by tha t  time i f  i t  i s  not already now. 
use the central data base fo r  numerical d a t a ,  catalogs, bibliographies, mai 1, 
and text ,  quite apar t  from uses he makes of programs stored centrally.  Since 
information i s  created i n  real time, a computer user must tap tha t  information 
through access to  one or  more centralized d a t a  bases even when he i s  able to  
sa t i s fy  his computational needs fo r  t ha t  data through the purchase of inexpen- 
s ive hardware. 1 
Access will be less  for  computational power than fo r  informa- 
The user will almost certainly 
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IV. LARGE-SCALE SYSTEMS 
By ear ly  1976 a number of very high-speed computing systems had been 
instal led and were i n  operation. 
instruction set, and use a number o f  clever design techniques to  achieve h i g h  
speed. 
can operate simultaneously, and uses an in t r i ca t e  instruction scheduling 
mechanism to  keep these units busy as much as possible, even executing the 
instructions outsof  order if that  results in a net increase i n  speed. 
Some of the systems use a standard se r i a l  
For example, the CDC 7600 system uses multiple functional units tha t  
One trend tha t  has emerged i n  recent years i s  t h a t  o f  using a computer w i t h  
a vector instruction set. Each vector instruction i n  such a 
on en t i re  vectors instead of single elements. 
issued on a vector computer, tha t  one instruction manipulates 
elements of the vector operands, and achieves a great deal of 
operation w i t h  a large gain i n  speed. 
When a vector 
Two d i s t i n c t  types of computers w i t h  vector instructions 
ered. One type i s  the array computer of the ILLIAC IV class 
element of the vector is t reated by an independent processor. 
achine operates 
nstruction is 
a l l  of the 
para1 le1 ism of 
have been deliv- 
n which each 
Figure 3 shows 
a control u n i t  linked t o  64 processors i n  an array by a broadcast-bus. Each 
instruction issued resu l t s  in 64 responses, each on a different  element of a 
vector of l e n g t h  64. 
by the CDC STAR, has the computational u n i t  partitioned in to  successive stages,  
each of which can be busy simultaneously. A vector operation is  in i t i a t ed  by 
placing the f i r s t  operand pair  into the f i rs t  stage of the computation; as 
they pass on to the second stage,the next pair  is passed into the empty f i r s t  
stage. 
be i n  operation simultaneously, each i n  a dif ferent  stage. 
t r a t e s  the s t ructure  of a typical pipeline computer. Floating-point operations 
can be conveniently divided in to  about  eight successive stages, and the pipe- 
lines themselves can be replicated t o  give additional parallelism. 
To give some idea of the parallelism achievable on the present machines, 
ILLIAC IV has 64 pVocessors, b u t  each processor can do two single precision 
operations simultaneously, s o  tha t  128 different  computations can be executed 
a t  once. The CDC STAR has an effect ive parallelism of about 32. 
ism achievable i s  impressive, b u t  i s  representative of designs i n  progress 
well over f ive  years ago. The ILLIAC IV uses an integrated c i r c u i t  memory, 
b u t  no large-scale integration. 
memory nor large-scale integration. I t  is  obvious tha t  technological changes 
available today can be included i n  the next generation of these computers t o  
gain a potential speed improvement of approximately another factor  of 10 a t  
no increase i n  cost. I f  we take in to  account the advances that  are certain 
to  appear i n  the next five years in integrated c i r c u i t  technology, then this 
could contribute a total  fac tor  of 50 improvement i n  speed over machines i n  
operati on today. 
The  other type, the pipeline computer, as exemplified 
Thus i f  there are N stages i n  the pipeline, N d i f ferent  operations may 
Figure 4 illus- 
The paral le l -  
The CDC STAR uses neither integrated c i r cu i t  
Unfortunately, a fac tor  of 50 is not enough f o r  the very large-scale 
Most notable of the problems for  which these computer systems are b u i l t .  
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massive calculations are  f lu id  dynamics problems and weather analysis. We will 
s t i l l  be a factor  of lo5  too slow t o  solve these problems i n  t he i r  full  de ta i l .  
The obvious answer to  a t ta in  higher speed is to  increase the degree of 
parallelism where possible. 
identical units tha t  can be p u t  in to  a design of marketable cost  can increase 
from lo2 i n  1976 to  perhaps 103 or  104 i n  the l a t e  1980s. 
speed increases attainable f a l l  short  of being equal t o  the replication factor.  
When logic costs drop very low, the number of 
Unfortunately, the 
A number of lessons have been learned from experience w i t h  vector comput- 
e rs  l ike  STAR and ILLIAC. A few of the prPnclpa1 ones are given below: 
1. When algorithms can be cas t  i n  vector form there are s ignif icant  
advantages due to  elimination of unnecessary overhead for  individual 
el emen ts  . 
2.  I t  i s  possible to  incur substantial overhead i n  vector algorithms in 
communicating information among elements of a vector when operations 
on one element are  influenced by the value of another element. 
3. There are numerous t r icks  for  casting ser ia l  algorithms i n t o  vector 
form. 
t o  obtain the best  alternative.  
cular problems may be q u i  t e  unconventional and, i n  fac t ,  may not be 
very e f f i c i en t  when performed in equivalent se r ia l  form. 
Major bottlenecks occur when sequential scalar  operations have to  be 
done i n  between vector operations. T h i s  reduces the effect ive speed 
of a highly paral le l  machine dras t ica l ly  and the e f fec t  becomes more 
pronounced i n  machines as the parallelism increases. 
A programmer may have t o  experiment w i t h  various alternatives 
The best  vector algorithms fo r  par t i -  
4. 
By a l l  appearances the vector machine is  not the f inal  answer, although 
the range of problems for  which vector machines are we1 1-sui ted has proved t o  
be much larger than anticipated because of innovations i n  parallel  algorithm 
and architectural features. 
T. C. Chen (ref. 1 )  among others observed the performance deficiences from inter-  
mixing parallel  and ser ia l  processes. Figure 5 i ' l lus t ra tes  a typical duty . 
cycle for  an array processor i n  which one processor i s  kept busy in i t i a l i z ing  
a vector process, then a l l  N processors are ganged together performing the 
vector operation. 
has the form of s ta i rcase  i n  figure 6 ,  t o  show how each successive s t a t e  i n i -  
t i a t e s  ac t iv i ty  s l i gh t ly  l a t e r  than i t s  predecessor stage. The  shaded region 
i n  dark boundaries i s  exactly equal to  the unshaded region i n  dark boundaries, 
so that  the shaded area of the pipeline computer duty cycle i s  exactly equal 
to  the shaded area o f  an array processor computation as shown in the previous 
figure. W i t h  this observation i t  i s  c lear  tha t  there i s  a potential perform- 
ance decrease i n  a pipeline computer due to  a phenomenon very much l ike  the 
ser ia l  overhead prior to a vector computation i n  an array computer. 
Chen observed tha t  a pipeline computer duty cycle figure 
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The ILLIAC IV i s  designed t o  perform the computation shown in figure 5 
as shown i n  figure 7,  where the serial computation i s  done i n  a single control 
u n i t ,  and i s  done while the previous vector operation i s  in progress in the 
arithmetic processor array. This vastly reduces time lost due t o  interspers- 
i n g  serial and parallel operations. The equivalent processing duty cycle for  
the pipeline computer is shown in figure 8, which simply shows one vector 
operation initiated before the termination of the prior one. 
pipeline computer presently does not  have the facil i ty t o  execute in this 
manner. 
The CDC STAR 
Thus, the STAR duty cycle is  more like t h a t  shown in figure 9.  
To achieve better total performance than i s  predicted by Chen's pessi- 
mistic analysis, i t  i s  clear t h a t  the architecture o f  the 1980s will have a 
mix of processors, some of which are dedicated t o  serial types of tasks, and 
some dedicated t o  highly parallel or iterative types of tasks. 
overlap among processing units will have t o  be significant t o  attain the 
speed potenti a1 of having many ari thmeti c units. 
Execution 
With microprocessors so inexpensive, there i s  an obvious motivation t o  
construct vector or  mu1 t i  processor computers from arrays of mi croprocessors. 
While the individual speed of any one microprocessor may be moderate, the 
ability t o  gather lo3  or lo4 processors together in a single computer can 
lead t o  a very high-speed computer with tremendous computing power for reason- 
able cost. 
and algorithmic advances, t o  the extent t h a t  i t  i s  now possible t o  construct 
arrays with incredible computational power, except t h a t  i t  i s  not  clear what 
form the arrays should take and how calculations should proceed in them. 
Hardware advances have unfortunately, outstripped architectural 
To summarize the current trends for high-speed machines, a factor of 50- 
speed improvement i s  possible by the end of the 1980s from technological ad- 
vances in devices, b u t  the demands of very large problems will stimulate evo- 
lution o f  the architecture i tself .  Vector machines look more promising than 
multiprocessors for large-scale problems for the long-term future, b u t  some mix 
of the two may emerge and prove t o  be the best solution. (See ref. 2,) 
V .  CONCLUSIONS 
With technological advances leading the way as we move into and through 
the next decade, computer architecture will evolve t o  enhance the prolifera- 
t i o n  of the microprocessor, the uti l i ty of  the medium-scale computer, and the 
sheer computational power o f  the large-scale machine. The most dramatic 
changes will be in new applications brought  about because o f  ever lowering 
costs, smaller sizes, and faster switching times. 
time t h a t  the rate of advance in domputer technology will slow significantly 
in the 1980s. We are truly undergoing a Computer Revolution o f  the scale o f  
the Industri a1 Revol u t ion ,  
There i s  no evidence a t  this 
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Figure 1.- Trends i n  device technology. 
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Figure  2.- Microprocessor  complexity. 
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Figure  3.- An a r r a y  computer (ILLIAC IV). 
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